In this paper, the switching performance of scaled 0.10 trrm CMOS devices is discussed on the basis of both experimental and simulated results of 0.10 pm gate length CMOS devices operating at room temperature. In a fully scaled 0.10 pm CMOS device, it has been found that optimizing the parasitic efiects reduces the propagation delay time ro4 to less than 20 psec and the power-delay product to less than 10 fJ. However if the specific contact resistance p" will not be reduced to less than 1x 10-70cffi2, the propagation delay time of the fully sca.led 0.1 pm CMOS devices will not be further improved than that of partially scaled 0.1 prm CMOS devices.
Introduction
Recentlg several studies on 0,1 pm gate length MOSFETs have been reported [1, 2] . The authors first demonstrated the performance of 0.10 trrm gate length CMOS devices experimentally [3] , where it has been found that the parasitic resistance and parasitic capacitance significantly contribute to the total'propagation delay time(rpa). This fact means that a quantitative analysis of the propaga.tion delay time taking account of the para,sitic effects is strongly needed to expect such Fig.l . This clearly demonstrates that a critical consideration for both the junction area and the irnpurity concentration beneath the source/drain diffusion layer are required to reduce C; and to achieve higher switching perfor- rpd were investigated by circuit simulation. Figure 3 shows the various components in rpa at Vpp The minimum device configuration depends both oD p"and the junction capacitance per unit area(Cro).
If we use a low impurity concentration substrate to reduce C;0, the fastest switching device configuration of a 0.1 pm CMOS bebomes much larger than the minimum configuration shown in Fig.4 
